Abstract: Minority carriers injected from an active emitter into the substrate and partially collected by the bottom well junction in an epitaxial CMOS structure are studied. Two-dimensional numerical simulation has revealed that the minority-carrier collection current along the bottom well junction is contributed primarily by two mechanisms: the first due to minority carriers injected into a layer between the upper collecting plate and the bottom reflecting plate; and the second due to those penetrating the high/low junction and then spreading out in the large, highly-doped bulk as in the nonepitaxial case. Based on this observation, a new analytic model for the minority-carrier escape current has been developed as a measure of well-type guard ring efficiency. This model, including a closed-form expression as function of epitaxial layer thickness, well junction depth and guard ring width, has been confirmed by experimental data as well as by two-dimensional numerical simulation. As predicted by the model, the measured escape current has been found to be dominated by the second mechanism for the case of well junction depth close to epitaxial layer thickness while the first mechanism has been identified to dominate the escape current measured from the structure having sufficient epitaxial layer thicknesses.
Introduction
Minority-carrier well-type guard rings in CMOS circuits have been widely used as a special layout guideline for separating potential minority-carrier injectors in the substrate from the internal circuitry, making an attempt to avoid latchup and charge upset of the internal circuitry. The efficiency of such a guard ring can be greatly enhanced by using epitaxial CMOS [l]. Troutman [l] attributed this to the reflection property of the high/low junction. However, such interpretation is not sufficient to understand the significant mechanisms dominating the guard ring efficiency and should be greatly improved.
Moreover, the effectiveness of the well-type guard ring can be determined quantitatively as long as the corresponding minority-carrier collection current distributed along the bottom well junction is known [2] . Recently, a study of well-type guard ring efficiency by solving the 2D carrier diffusion equation has been reported [SI.
However, no design formulation for minority-carrier welltype guard ring efficiency, taking into account the effect of both epitaxial-layer thickness and guard ring width, has been published. In this work, we report such a design model and its verification by 2D numerical simulation as well as by experimental data. Schematic cross-section of n-well guard ring structure on pep!/ circuitry. The internal circuitry can be typically represented by an n + collector and an outer n-well collector as shown in Fig. 1 . Two-dimensional numerical simulator Summos I1 [4] , which solves simultaneously the Poisson equation and the current continuity equations for both electrons and holes, has been used for analysing this structure in the worst case, i.e. the guard ring attaching a nearby n-well of the internal circuitry. The emitter junction depth is 0.35 pm, the well junction depth is 3 pm, the This work was supported by the National Science Council under contract NSC 80-0404-E-009-79. Taiwan Semiconductor Manufacturing Company provided device fabrication, while the National Chiao-Tung University gave access to Summos 2.
emitter width is 2 pm, and the emiter to inner collector spacing is 8 pm. The epitaxial layer thickness (xep,) ranges from 3 to 40pm. The doping concentrations in n + emitter, n-well, p-type epitaxial layer, and p + substrate are lo2', lo", and 1 0 "~m -~, respectively. The physical mechanisms such as Auger recombination, Shockley-Read-Hall recombination and the bandgap narrowing effect have been taken into account.
The simulated 2 D minority-carrier (i.e. electron) density contours for both epitaxial and nonepitaxial cases are shown in Fig. 2. From Fig. 2a observed that minority carriers injected from the emitter not only flow laterally to the well sidewall but also flow vertically down and then spread out in the large bulk. Note that such spreading feature contributes to minority carriers collected by the bottom well junction. For the epitaxial case of xeP, = 11 pm, Fig. 2b shows clearly that in addition to the lateral component flowing to the well sidewall, the injected minority carriers which are reflected by the high/low junction, flow into a layer between the upper well junction and the bottom high/low junction. At the same time, the minority carriers, which penetrate the high/low junction and then spread out in the large, highly-doped bulk, can contribute to those collected by the bottom well junction.
IEE PROCEEDINGS-G, Vol. 140, No. 3, J U N E 1993
One of the major features described, i.e. the first current component due to minority carriers injected into a layer between the upper collecting plate and the bottom reflecting plate, is represented by the 2 D boundary value problem as given in Fig. 3 . The upper collecting plate at where Assuming n(x, y 2 ) to be a constant (n*) for xjd < x < xePi,
and for L, p xePi which is usually encountered, the injected minority-carrier density n(x, y) in eqn. 1 rapidly approaches its asymptotic form given by the first term
where the coefficient n* in is used as a fitting parameter in this work. The position-dependent minority-carrier escape current I,(y) [ 2 ] can be obtained by integrating the minority-carrier current density Jl(y) ( = qD, dnldx) at x = xjd from y > y 2 to infinite, resulting in the following expression: Comparisons of escape currents calculated using both Summos 2D full a n a l w
1
For the epitaxial case, therefore, the escape current component due to minority carriers penetrating the high/low junction and then spreading out in the large, heavily-doped bulk as in the nonepitaxial case, can be, for the first-order approximation, modelled by 
Model identification 1
The simulated 2D minority-carrier density distributions in the epitaxial layer below the well junction for xePi = 11 pm are shown in Fig. 4 , where the corresponding results using eqn. 2 with n* = 1.45 x lOI4 cm-3 are also shown for comparison. From Fig. 4 it can be observed that the results based on eqn. By solving only a 2D carrier diffusion equation the work cited in Reference 3 has yielded the results shown in Fig. 6 for comparison with both Summos I1 and the model. Without any parameter adjustment, close agreement has been obtained, as depicted in Fig. 6 . This is to be expected since such simplified analysis simultaneously holds the features of the minority carriers injected into a The specially designed dual collector structures have been fabricated by using both n-well and p-well CMOS processes with both well-type guard ring width and epitaxial layer thickness as parameters. The fabricated structures identical to Fig. 1 are similar to that reported by Troutman [l] . In our work, however, all of these structures have the identical layout dimensions except the inner well-type guard ring width (W,) taken as a design parameter. This procedure allows the appropriate determination of the minority-carrier escape current via the outer collector current I,, , as labelled in Fig. 1 . Fig. 7 shows the measured doping profile for the p-well epi CMOS case, where a nearly abrupt high/low junction is clearly observed. From Fig. 7 , a layer with sufficient thickness exists between the upper collecting plate and the bottom reflecting plate. The same structures have also been fabricated on the single nonepitaxial wafer. Fig. 8 shows the measured escape currents Ie2 against the guard-ring width W, for the epitaxial and nonepitaxial cases.
In Fig. 8 , the escape current I,, measured from the epitaxial case decreases rapidly as W, increases while for the nonepitaxial case the decrease in I,, is much slower. Also note that the corresponding calculated values as shown in Fig. 5 deliver the same behaviour as the experimental results. Moreover, the rapid decrease in I,, as W, increases can be explained by the dominant limiting mechanism of the minority carriers injected into a layer between the upper collecting plate and the bottom reflecting plate. Fig. 8 also shows that the measured I,, against W, data for the expitaxial and nonepitaxial cases can be fitted well using eqn. 3 and l e f f , exp(-W,/33 pm), respectively. In this case, the value of le,,l is reasonably close to Jeff,. Fig. 9 shows the measured doping profile for the n-well epitaxial CMOS case, where a graded doping profile from pf substrate dominates over the original low-doped epitaxial layer under the well. From Fig. 9 the well junction depth is nearly identical to the epitaxial layer thickness. This is caused by the out-diffusion from the heavily-doped substrate. The corresponding measured data of the escape current against guard ring width are shown in Fig. 10 where the nonepitaxial case is also shown for comparison. From Fig. 10 The corresponding calculated results, as illustrated in Figs. 5 and 6 for both xePi = 5 pm and the nonepitaxial case, predict the same behaviour as the experimental data. The slow decrease in I,, as W, increases can be attributed to the dominant limiting mechanism of the minority carriers spreading out in the large bulk. Fig. 10 also shows that the experimental data can be fitted well by the model.
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Conclusion
A new analytical model for estimating the escape current has been developed for the design of minority-carrier well-type guard rings in CMOS circuits. The two mechanisms responsible for escape current have been found numerically and have been located experimentally. The calculated results based on the model have been confirmed by 2D numerical simulation and experimental data measured from a variety of specially designed dual collector structures. 
